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ABSTRACT
Strain measurement is widely implemented in the civilization, mechanical,
electrical and material industrial and research field. The traditional strain measurement
devices are tremendous in dimension and power consumption. Most of them connect
with computers with wire communication such as RS232, USB, etc. With the rapid
development of the Internet of Things, many devices have been connected in wireless
communication which enables long-range and low-power measurement in the
industry.
This thesis is focused on the design and development of a low-power strain
measurement system based on LoRa IoT technology, which requires accuracy strain
gauge

measurement,

low-power

consumption,

and

long-range

wireless

communication. Special contributions to the presented system include high-accuracy
strain sensing circuit, low-power design, and long-range wireless communication.
Additionally, a Graphic User Interface software is designed and developed on the
computer to receive, plot the real-time strain data transfer from devices, and save to
files. To verify the accuracy and effectiveness of the system, a comparative test is
performed with the manufactured strain measurement device. Finally, the optimization
of the system in the future is suggested. The hardware schematic, PCB files, firmware,
and software are also listed in the appendix.
.
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CHAPTER 1

INTRODUCTION

Strain measurement is a key element to detect the quantitative deformation of the
object material. The material of a certain component or object can be elongated or
compressed, and the strain of the object will change due to the factor of external force,
thermal influence, and internal force.
The Strain measurement has been widely accepted and implemented in the
civilization, mechanical, electrical, and material industrial and research field. To get
the result of strain measurement, various measurement principles and devices have
been achieved in many industrial areas.
This design is to develop an innovative high-resolution strain measurement with
the Internet of Things technology and low-power consumption to meet the increasing
need for in-situ strain measurement.
1.1 The need for the IoT design
The Internet-of-Things (henceforth: IoT), which is a new technology paradigm
envisioned as a global network of devices and machines interact with each other, has
been growing tremendously in the last decades with the internet expanded extensively
and fast-developing. Many of the most prestigious management-consulting companies
such as Gartner, McKinsey give a very optimistic estimate about the future of the IoT.
Gartner says 5.8 billion enterprise and automotive IoT Endpoint will be used in 2020,
a 21% increase from 2019. Statista Research Department predicts 75.44 billion
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devices will be connected with the IoT worldwide by 2025. The internet of things
devices such as machines and sensors are expected to generate 79.4 Zettabytes of data
in 2025 which is predicted by IDC (International Data Corporation).
Among all the IoT domains, the industrial Internet of Things has been great
advances with the technologies of the industrial wireless network (IWNs), big data,
and cloud computing. These emerging technologies have brought great opportunities
for promoting industry upgrades and allowed the revolution of the next industrial
generation namely Industry 4.0. With electrical engineering development, there are
many kinds of IoT technologies that have been invented as shown in Table1.1.
Table 1.1 A list of IoT technologies
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Traditional strain measurement devices such as the P3 strain indicator
manufactured by VISHAY and MM120 strain gauge tester by Micro-Measurement are
all standalone devices. The data measured can be transferred to the computer with
serial or USB cable. The devices bring high prices and low flexibility in the real
industry field and will get worse when the number of test points becomes higher.
Combining the strain measurement and the IoT technology can bring up a
wireless strain measurement network. The real-time strain data can be accessed by the
local network or cloud remotely. All the data can be calculated or processed on
computers or the cloud. This brings huge convenience for data monitoring and
analysis to the users. The strain measurement wireless network diagram is shown in
Fig 1.1.

Fig 1.1 Strain measurement wireless network
1.2 The need for the low power design
With the development of electronics, the chips and components of the electrical
device have been smaller and lower power consumption design, especially in the
wireless field. All the IoT technologies focus on the low-power technique which
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enables the devices to have long-time performance supplied by the battery. Low power
design also enables the strain measurement device to be free of power cable and
expand the working range in various applications.
1.3 The design of the project
The motivation of this project is to design a wireless low power strain
measurement based on IoT technology which can be powered. The work aims to
increase the measurement accuracy, lower the power consumption, and expand the
wireless range.
Chapter 2 investigates the state-of-art ways to measure the strain in the industry
and the lab which includes strain gauge, optical fiber sensor, and digital image
correction. In the end, it gives the choice of this design and reason.
Chapter 3 shows the detailed design of the hardware, firmware, and software of
the system. It includes power system design, strain gauge sensing circuit, analog to
digital conversion, microcontroller, and wireless communication. Some of the system
diagrams, schematics, and PCB layouts are shown in this chapter. Firmware and
software of the system are also shown in this chapter. The configuration and parameter
of the peripherals such as ADC, multiplexer, wireless chip are given and the flow
chart of the software is illustrated in detail.
Chapter 4 concludes the evaluation and verification of the design. It shows the
power performance, temperature compensation, and performance comparison with the
manufactured device.
Chapter 5 gives several optimization options for design in the future.
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Finally, in the appendix, the schematics, PCB layouts, and the code of the system
are illustrated in detail.
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CHAPTER 2

HIGH ACCURATE STRAIN MEASUREMENT

There are several kinds of technologies to measure the strain of the object:
electrical and optical. The most commonly used instruments to measure strain are
electrical strain gauge. There also optical methods to measure the strain which are
mainly Fiber Bragg Gating sensors and digital image correlation.
2.1 Strain gauge measurement
The strain gauge is invented by Edward E. Simmons and Arthur C. Ruge in 1938,
the most common structure of strain gauge consists of an insulating flexible backing
which supports a metallic foil pattern. The gauge can be stuck to the object to be
measured by a specific adhesive.
In the elastic deformation range of materials, the methods of calculating the
material stresses from the measured strains are based on the Hooke’s Law of which
the simple form is:
(1.1)
where σ is material stress for which the unit is [
unit is [

], is the strain for which the

] and E is the modulus of elasticity, also called Young’s modulus, for

which the unit is [

].
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Fig 2.1 Typical strain gauge.
A typical strain gauge contains a thin, long conductive strip in a zig-zag pattern of
parallel lines as shown in Fig 2.1. The relationship between the resistance change of
strain gauge and strain of the measured material object can be expressed as:
(1.2)
where K is defined as the gauge factor of the strain gauge, ΔR is the resistance
change due to strain and R is the initial resistance, and ε is the strain to which the
measurement is subjected.
The advantages of the strain gauge are that it is sensitive, inexpensive, with the
strong output signal (high GF), and high-pressure range. The disadvantage of strain
gauge is highly sensitive to temperature variation.
2.2 Optical strain measurement
2.2.1 Optical fiber strain sensor measurement
7

The optical fiber strain sensors, also called Fiber Bragg Gating sensors, were first
available for commercial use in 1995 from 3M and Photonics. (Strain Measurement
with Fiber Bragg Gating Sensors). Since 2000 there are more than 20 companies offer
Fiber Bragg Gating sensors.
To create the actual strain sensor, the optical fiber during production with a
named Fiber Bragg Gating which is a pattern of material interference. When the light
travels in the fiber and hits the Fiber Bragg Gating pattern, parts of the light are
reflected, while others pass through as shown in Fig 2.2. The reflected light shows the
minor difference of the fiber from the rest caused by the strain or temperature. (From
HBM website)

Fig 2.2 Schematic of Fiber Bragg Gating sensors
Compared with a traditional electrical strain gauge, the Fiber Bragg Gating
sensors match well with the new composite materials such as glass or carbon fiberreinforced composites. They can be integrated into the object or adherence on the
surface. The measuring range is very high(<10,000μm/m) and well suitable for highly
stressed composite construction. There are also some weaknesses for FBG sensors of
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which the most disadvantage is high price and complex construction for the
measurement.
2.2.2 Digital image correlation strain measurement
From the twenty-first century, two-dimensional digital image correlation (2D
DIC) has been widely accepted and implemented in the mechanical experiments. It
directly provides full-field strains and displacement by comparing the digital images
of the object before and after deformation as shown in Fig 2.3. (Two-dimensional
digital image correlation for in-plane displacement and strain measurement: a review)

Fig 2.3 Typical digital image correlation acquisition system
Digital image correlation strain measurement also has some advantages and
disadvantages. The great advantage of digital image correlation strain measurement is
simple measurement setup and specimen preparation which only a fixed CCD camera
is needed for recording. But the disadvantages are also obvious that the measurement
heavily depends on the quality of the CCD imaging system.
2.3 Strain measurement in the design

9

This design is to develop a wireless strain measurement network in low power
and low price. To minimize the device size and the price, this device uses the strain
gauge to measure the strain of the system.
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CHAPTER 3

SYSTEM DESIGN

This chapter presents the detailed design of the system which contains hardware,
firmware, and software. The first section discusses the overview of the design. The
second section shows the hardware design which includes power design, sensing
design, analog conversion design, microcontroller design, and communication design.
The next one states the firmware design for all the hardware functions which includes
analog to digital conversion, low power design, wireless communication design.
Finally, the design of Graphic User Interface software which receives, plots and saves
data from MCU is discussed in the software design section.
3.1 Overview of the design
This design is a system that contains the whole architecture of the wireless data
sampling system in the industrial field and the schematic is showed in Fig 3.1.
The system has eight-channel signal input which contains an 8 to 1 channel
multiplexer. Because the signal is generated by the strain gauge sensor and the
measurement is to detect the change of the resistance of the sensor. The change of
resistance is so small that a Wheatstone bridge is implemented to enlarge the
sensitivity and change the resistance signal to the voltage signal for the next sampling.
To acquire the voltage signal, an ADC is used for converting the voltage signal
into the digital signal. The digital signal is transferred to the MCU by the SPI port and
processed inside the MCU.
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Wireless
Router
Wireless
Module

Multiplexer

Bridge

ADC

MCU

Wireless
Module

Power

Fig 3.1 Schematic of the entire system
The MCU is the core part of the hardware system and in charge of data sampling
and calculating. After calculation, the MCU transfers the strain data to the desktop or
laptop through wireless modules.
Same as other digital systems, the power system is also critical to the whole
design. LDO power chips are used to supply all the parts' power.
3.2 Hardware design
3.2.1 Power design
The power supply module is one of the important parts of the embedded system.
Except for the power supply function, the quality of the power supply also has a great
influence on the performance of the system. Inappropriate power supply design will
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bring lots of noise to the whole system and downgrade the performance of the system,
especially of the analog signal data acquisition subsystem.
In embedded system power design, there are two kinds of power supplies one is
the switch-mode power supply and the other is the low-dropout linear regulator.
Switch-mode power supplies(SMPS) are the most popular power supply because of
their high efficiency. The defining feather of SMPSs is that they store energy in a
capacitor or inductor, and repetitively switches its transistor on and off. SMPSs’ main
benefit is the extremely high efficiency and low heat level and the efficiency level
typically is above 80%. While the main disadvantages of SMPS are complexity, cost,
and the high levels of noise and ripple which dramatically decrease the accuracy of the
output voltage.
LDOs are simply regulators compared with SMPSs and don’t have the inductor,
capacitor, or switcher. LDOs drop excess input voltage across a transistor which
operates in the active region and creates a power supply with very simple regulation.
The advantage of LDO is very little noise and requires no inductor for operation. They
create highly accurate and low noise output voltage which are often used in the lowpower application.
Base on the advantage and disadvantage between LDOs and SMPSs, the design
choose the LT3042 made by Analog Device Inc. to be the power regulator for the
system. LT3042 is a high-performance low dropout linear regulator feathering
ultralow noise and ultrahigh PSRR for powering noise-sensitive RF applications. The
schematic of the typical application for LT3042 is shown in Fig3.2.
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Fig 3.2 Typical application of LT3042
LT3042 supplies 200mA at a typical 350mV dropout voltage,2
noise from 10kHz to 10MHz, and 0.8𝜇

spot

in a 10Hz to100kHz bandwidth.

The wireless low-power data sampling system is essentially a mixed-signal
design that contains the precise analog to digital conversion and high-frequency RF
communication. To isolate the mutual influence of the analog signal and RF signal,
two LT3042s are used to supply the analog circuit and digital circuit separately. The
topology of the whole power system is shown in Fig 3.3.

LT3042

Analog
Power
3.3V

5V

Power
Terminal
LT3042

Digital
Power
3.3V

Fig 3.3 Topology of power system
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To minimize the signal influence of analog circuits and digital circuits, the layout
of analog ground and digital ground are separately and connected to the input power
ground at one point.

Fig 3.4 PCB layout of LT3042
The PCB layout for LT3042 is shown in Fig 3.4. To minimize the effects of PCB
trace and solder inductance by Kelvin, connect OUTS and SET pin capacitor
GND(C24) directly to the output capacitor(C22) terminals using split capacitor
techniques.
Transients are short duration spikes in voltage or current that could damage the
circuit in many ways. In this design, to suppress the transients, The Transient Voltage
Suppressor(TVS) is used to suppress transients. The TVS is ACPDQC3V3T-HF and
manufactured by Comchip. The working peak reverse voltage is 3.3V and the typical
breakdown voltage is 4.1V.
15

3.2.2 Sensing design
Sensing design is the most important part of the analog signal design which
contains strain gauge selection and analog signal detection circuit design.
The various strain measurements are discussed in detail in chapter 2. To meet the
requirement the design of and lower the cost, the strain gauge is chosen to be the
sensor to measure the strain. For the signal of strain gauge is very small, Wheatstone
bridge is used to detect the strain gauge signal which is suitable for weak signal
detection.
3.2.2.1 Strain gauge
In this design, precision the strain gauge SGD-3/350-LY11 manufactured by
OMEGA Engineering Inc. is chosen to be the sensor. The rugged construction and
flexibility of the OMEGA strain gauge make them suitable for highly accurate static
and dynamic measurements. The tolerance of the gauge is ±0.30% and the resistance
is 350 ohms. The typical installation of the strain gauge installation is shown in Fig
3.5.

Fig 3.5 Typical strain gauge installation
3.2.2.2 Strain detection circuit
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The Wheatstone bridge is an electrical circuit used to measure an unknown
electrical resistance by balancing two legs of a bridge circuit, one leg of which
includes the unknown component. The primary benefit of the circuit is its ability to
provide extremely accurate measurements in contrast with something like a
simple voltage divider. Fig 3.6 shows the Wheatstone bridge circuit diagram.

Fig 3.6 Wheatstone bridge circuit diagram
To analyze the circuit based on Kirchhoff’s first and second laws,

, the output

voltage of galvanometer can be calculated by the equation below:
(2.1)
where

is the voltage from P1 to P2,

So the unknown

is the voltage of the supply.

, resistance to being measured can be calculated by the

equation below:
(2.2)
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To simplify the calculate, the design chooses

=

=

resistance of strain gauge is 350 ohms, the output voltage

=360 ohm. Because the
can be positive which

keeps in the best linear range of the ADC.
Resistors model ERA-3AEB361V manufactured by Panasonic Electronic
Components are used in the bridge and their ±0.1% tolerance can minimize the error
of the measurement.
3.2.2.3 Multiplexer
To acquire the multi-channel signal, the multiplexer is designed to connect 8
channels signals from a sensing bridge and sample the signal in the loop. ADG707
which contains low-voltage, CMOS analog multiplexer comprising eight differential
channels is suitable for the design. The low-power consumption and operating supply
make ADG707 ideal for battery-powered and low-power instruments.

Fig 3.7 Function block diagram of ADG707
The ADG707 switches one of eight differential inputs to a common differential
by the 3-bit binary address lines A0, A1, and A2. An EN input on the chip is used to
18

enable or disenable the device. Fig 3.8 shows the schematic of the ADG707 in the
design.

Fig 3.8 Schematic of ADG707
3.2.3 Data sampling design
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Fig 3.9 Functional block of AD7799
ADC is the core part of the data sampling circuit. There many kinds of ADC
available for data conversion. Due to the properties of the signal generated by the
Wheatstone bridge, which frequency is not high, but amplitude is low, the sigma-delta
ADC is the best choice for strain gauge signal conversion.
AD7799 made by Analog Device Inc. is chosen as the conversion chip in which
the functional block diagram is shown in Fig 3.10. The AD7799 contains a low noise,
24-bit Σ-Δ ADC with three differential analog inputs. The on-chip, low-noise
instrumentation amplifier enables the ADC to directly interface the ultra-small signal.
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Fig 3.10 Pin connection of AD7799
The pin connection of AD7799 is shown in Fig 3.10. As the demonstration in Fig
3.10, the analog input channel 1 is connected to the output of the Wheatstone bridge
which samples the strain gauge signal. The analog channel 2 is connected to the
dividing resistor which is used to monitor the analog voltage of the system.
The Wheatstone bridge always consumes power whenever the sampling takes
place. So, another advantage of AD7799 is there is a low-side power switch inside the
chip which can save power when the sampling system is idling. In this design, the cold
side of the Wheatstone bridge is connected in series to the low-side power switch pin
(PSW). In normal operation, the switch is closed to measure the output of the bridge,
while in idling or standby mode the switch can be opened to significantly reduce the
power consumed.
The digital port of AD7799 to the microcontroller is SPI port and connected to
the microcontroller.
AVDD and DVDD are connected to analog power and digital power separately.
21

3.2.4 Microcontroller design
The microcontroller is the core part of the embedded system and controls the data
sample, calculation, transfer through the system. In a low-power design, a powerful
microcontroller is needed but the low-power performance is critical.
In this design, the STM32L073 manufactured by ST Microelectronics is selected
to be the microcontroller of the system. The STM32L073 is based on the ARM
Cortex-M0+ core and provide an ultra-low-power platform. The current is down to
0.29μA in Standby mode and 0.43μA in Stop mode. In Run mode, the running current
could be down to 93𝜇A/MHz. The Flash memory of STM32L073 is up to 192KB and
SRAM up to 20KB which provides sufficient memory space for firmware code
storage and running. In STM32L073, up to two SPIs can communicate at up to
16Mbits/s in slave and master modes in full-duplex and half-duplex communication
mode. In this design, two SPI ports can communicate with ADC and wireless chip
separately. There are also USART and serial wire debug port for serial communication
and debugging.
The diagram of STM32L073 and the peripherals are shown in Fig 3.11. Except
for the ADC and wireless chip, STM32 also controls the multiplexer, LED and button
by GPIO pins.
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Multiplexer

AD7799

SPI2

SPI1

GPIO

GPIO

GPIO

STM32L073

SW-DEBUG
Laptop

UART

LoRa

GPIO

LED
Crystal

GPIO
BUTTON

Fig 3.11 Diagram of STM32L073 and the peripherals
STM32L073 also are offered in 6 different footprint packages from 48 to 100 pins
which are suitable for various kinds of instruments. In this design, there are two
versions of design which use different package STM32L073s. The first version
contains the STM32L073RZTx which footprint is LQFP64 and chip size is 10×10mm,
while the second version has an STM32L073CZT6 on the board of which footprint is
LQFP48 and size is only 7×7mm. The smaller footprint contributes to the smaller
board size which offers more flexibility in PCB design.
Clock management is a very important part of microcontroller design which has
an impact on performance and power consumption. Three different clock sources can
be used to drive the master clock SYSCLK. To enable the ultra-low-power clock
source, a 32.768kHz low-speed external crystal serves as the master clock source. The
clock configuration of the STM32L073 in this design is shown in Fig 3.12.
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Fig 3.12 Clock configuration of STM32L073
3.2.5 Communication design
To perform flexible and robust communication with a laptop, the system has
wireless and UART communication at the same time.
3.2.5.1 UART communication design
UART communication is very common in embedded system design which is a
basic function and easy to implement. In STM32L073 architecture, there are 5 UART
ports and 1 USB port available for serial communication. The STM32 serial
microcontroller offers st-link to enable serial communication between the
microcontroller and the laptop via USB port.
To convert the voltage between USB and UART port, a USB bus adaptor,
CH340G, is implemented in the design. The schematic of the CH340G circuit is
shown in Fig 3.13.
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Fig 3.13 Schematic of the CH340G circuit
3.2.5.1 LoRa wireless communication design
After considering all the characteristics of IoT technologies includes data rate,
transmission range, power usage, and cost shown in Table1.1, LoRa technology has
been selected as the wireless communication in the design.
The LoRa (abbreviated for Long Range) is a spread spectrum modulation
technique derived from chirp spread spectrum(CSS) technology. LoRa device and
wireless radio frequency technology is a long-range, low power wireless platform that
has become the de-facto technology for Internet of Things networks worldwide. LoRa
devices and the open LoRaWAN protocol enable smart IoT applications that solve the
biggest challenges in the home life and manufacturing field.
In this design, the SX1272 manufactured by Semtech inc. is the main part of the
LoRa wireless communication design. The SX1272 can achieve a sensitivity of over 137dBm using a low-cost crystal and bill of materials with Semtech’s patent. The high
sensitivity combined with the integrated +20dBm power amplifier yields industrial
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optimal range and robustness. The low RX current of 10mA and 100nA register
retention enables the low power consumption ability. Except for the LoRa module,
SX1272 also supports high-performance FSK modes for the system including WMBus,
IEEE802.15.4g. The block diagram of SX1272 is shown in Fig 3.14.

Fig 3.14 SX1272 block diagram
The entire circuit of wireless communication based on SX1272 is shown in Fig
3.15 with the switch, crystal, filters, antenna, etc.
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Fig 3.15 Wireless communication circuit
There are two main RF parts of the SX1272 circuit, one is the RF-output circuit
and the other is the RF-input circuit. To optimize the design, the RF-input path and
RF-output path share the same antenna with an RF switcher to lower the cost of design.
3.3 Firmware design
Firmware design is an important part of the embedded system. STM32L073 is
based on ARM Cortex-M0 architecture and 32-bit RISC core. ARM Compiler
provides the most complete and most accurate support for the latest architectural
features and extensions of the ARM architecture.
Keil MDK is the complete software development environment for most ARM
Cortex-M based microcontrollers including all the STM32 microcontrollers. MDK
includes the uVersion IDE and debugger, ARM C/C++ compiler, and essential
middleware components. In this design, Keil MDK is the main software development
environment for firmware design. Fig 3.16 shows the infrastructure of the Keil MDK
environment.
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Fig 3.16 Infrastructure of Keil MDK development environment
With the ARM architecture development, the configuration of STM32 is
becoming more and more complicated. To simplify the configuration, ST Inc. offers
the STM32CubeMX which is a graphical tool that allows a very easy configuration
STM32 microcontrollers through a step-by-step process. Fig 3.17 shows the
STM32CubeMX diagram.

Fig 3.17 STM32CubeMX diagram
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The configuration of STM32 is very critical in hardware coding. Be careful to
configure the GPIO port, especially the Debug port. Multiple ports configuration may
cause malfunction of the STM32.
3.3.1 Multi-channel Sampling
In this design, it is important to sample 8 channel strain gauge signals to the
sensing circuit in a loop. As mentioned before, a multiplexer ADG707 which contains
8 differential channels is designed to sample different channels. The truth table of
ADG707 is shown in Table 3.1.
Table 3.1 ADG707 Truth Table
A2

A1

A0

EN

ON Switch Pair

X

X

X

0

NONE

0

0

0

1

1

0

0

1

1

2

0

1

0

1

3

0

1

1

1

4

1

0

0

1

5

1

0

1

1

6

1

1

0

1

7

1

1

1

1

8

The pins of ADG707 are connected to the GPIO port of STM32L073 and the pin
map is shown in Table 3.2.
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Table 3.2 Pin map between ADG707 and STM32
No.

ADG707

STM32

1

EN

PA8

2

A0

PA9

3

A1

PA10

4

A2

PA11

To control the ADG707, the STM32 is configured the PA8, PA9, PA10, PA11
pins as push-pull output GPIO pins. The operation frequency of the PA port is
configured to the low frequency which is 2.097 MHz
At the beginning of the firmware, there is an initialization method that includes
GPIO initialization. The relative GPIO ports are configured as push-pull output
function and the operation frequency is configured as low frequency. The main
function of the firmware is considered as an infinite loop that contains the data
sampling, calculation, and transfer to the laptop. At the beginning of the data sampling,
change the channel connected to strain gauges, and start analog to digital conversion.
The firmware code is shown in the appendix.
3.3.2 Analog to Digital Data Conversion
Analog to digital data conversion is based on the AD7799 and communication
between AD7799 and STM32L073. AD7799 communicates with STM32 in SPI
protocol which is very popular in embedded system peripheral communication.
The diagram of the AD7799 read and write cycle timing diagram is shown in
Figure 3.18.
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Fig 3.18 AD7799 read and write cycle timing diagrams
As Fig 3.18 shows, when data transfer between AD7799 and STM32, the MSB is
transferred in the first and the data will be lathed on the rising edge of the SCLK
signal. To enable multiple ADC operation, the CS signal must pull down during the
transfer. The timing of the write and read operation must follow the timing
characteristics shown in Table 3.3, otherwise, the operation of AD7799 may be failed.
Table 3.3 Timing Characteristics of AD7799
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Parameter Limit at Tmin, Tmax

Unit

Conditions/Commons

100

ns min

SCLK high pulse width

100

ns min

SCLK low pulse width

0

ns min

CS falling edge to DOUT active time

60

ns max

DVDD=4.75V to 5.25V

80

ns max

DVDD=2.7V to 3.6V

0

ns min

SCLK active edge to data valid delay

60

ns max

DVDD=4.75V to 5.25V

80

ns max

DVDD=2.7V to 3.6V

10

ns min

Bus relinquish time after cs inactive

Read Operation

edge
80

ns max

0

ns min

SCLK inactive edge to CS inactive
edge

Write Operation
10

ns min

SCLK inactive edge to DOUT high

0

ns min

CS falling edge to SCLK active edge
setup time

30

ns min

Data valid to SCLK edge setup time

25

ns min

Data valid to SCLK edge hold time

0

ns min

CS rising edge to SCLK edge hold
time
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STM32 controls the AD7799 via several on-chip registers which are list in Table
3.4.
Table 3.4 On-chip registers of AD7799
Read Address

Register Name

Function

0x00

Communication

Indicate the next operation is whether

Register

write or read and on which register.

0x00

Status Register

Indicate the status of AD7799.

0x08

Mode Register

Used to select the operating mode, update
rate, and low-side power switch

0x10

Configuration

Configure the AD7799 for polar mode,

Register

buffer and burnout current

0x18

Data Register

Store the conversion result from AD7799

0x20

ID Register

Store identification number for AD7799

0x28

IO Register

Select the function of AIN3 pins

0x30

Offset Register

Used to store the offset data in channels

0x38

Full-scale Register

Hold the full-scale calibration coefficient
for AD7799

To operate the registers on AD7799, all communication must start with a write
operation to the communication register. The data written to the communication
register determines whether the next operation is to write or read operation and to

33

which register to be accessed. Then, the data will be read from or written to the
register chosen by the operation.
To operate the registers on AD7799, the SPI port of STM32L073 is designed to
communicate in the design. There are two SPI ports on STM32L073 and SPI2 is
configure as communication with AD7799 as Fig 3.19 shows.

STM32

PB12

CS

PB13

SCLK

PB14
PB15

DOUT
DIN

AD7799

Fig 3.19 SPI connection between STM32 and AD7799
To match the SPI communication protocol of AD7799, the configuration of the
SPI2 port on STM32 is shown in Table 3.5. At the beginning of the firmware
beginning, SPI2 port will be initialized as the configuration shown in Table 3.5.
Table 3.5 Configuration of SPI2 port on STM32
Parameters

Configuration

Frame Format

Motorola

Data Size

8 Bits

First Bit

MSB First

Prescaler

16

Baud Rate

1000kBits/s

Clock Polarity(CPOL)

Low

Clock Phase(CPHA)

1 Edge
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CRC Calculation

Disable

NSS Signal Type

Software

When the STM32 boots up, all of the parts in the STM32 are initialized including
SPI2 port. After initializing the SPI2 port following the configuration in Table 3.5, the
AD7799 will be initialized to be ready for the data sample.
AD7799 initialization function includes two parts, one is a self-checking method
and the other one is the registers' initialization method. To check if the SPI
communication is correct, the self-checking method is to read some of the registers
after the SPI initialization method and their default values are shown in Table 3.6.
Table 3.6 Default values of some registers of AD7799
Reg Address

Register Name

Default Value

0x08

Mode Register

0x000A

0x10

Configuration Register

0x0710

0x20

ID Register

0xX9

In the self-checking method, STM32 will read the value in the registers of
AD7799 and compare it with the default values, if the values match the default ones,
the firmware will run to the next step. While the values don’t match the default ones,
the error exception will be thrown out and firmware will reset.
When the initialization is method complete, the AD7799 will be configured as
Table 3.7 below.
Table 3.7 Initialized configuration of AD7799
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Reg Address

Register Name

Function

Configuration

0x08

Mode Register

Operating Mode

Single-Conversion
Mode

Update Rate

16.7Hz

Settle Time

120ms

Rejection@50/60Hz 65dB
0x10

Configuration

Polar Type

Bipolar

Internal Buffer

Enable

Gain

32

Channel Select

AIN1

Register

After configuration for the AD7799, the data can be sampled in an infinite loop
between all the 8 channel signals which connected to different strain gauges. Because
the system will sample all the 8 channel data by the multiplexer to AD7799, the data
conversion mode should be configured as the single conversion and, the mode register
will be configured before each sample. The timing diagram of the single conversion is
shown in Fig3.20.
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Fig 3.20 Single conversion timing diagram
The function block diagram of the AD7799 data sample function is shown in Fig 3.21.

Clock, SPI, GPIO
Initialization

AD7799 Selfchecking Pass?

N

Y
AD7799 Register
Initialization

Change Signal
Channel

Single Conversion

Fig 3.21 Function block of data sampling
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3.3.3 Low Power Design
Low power design is an important part of the system design which enables the
system to work under low power consumption and for a long time. There are three
main parts of low power design which include ADC, STM32 and LoRa chip parts.
Fig 3.9 shows that there is a low-side power switch in AD7799 which is
connected to the cold side of the Wheatstone bridge. It can significantly reduce the
power consumption when the switch opens when the system is idling.
In the Mode register, MR12 bit is Power Switch Control Bit. MR12 can be
cleared to open the power switch to save power consumption. There also MR15 to
MR13 bits to set the AD7799 operation mode. When the data sampling is idling,
MR15 and MR13 could set 010 to configure AD7799 in idle mode.
There are seven low-power modes in STM32L073 provided to achieve the best
compromise between low power consumption, short start time, and system
performance. The low-power modes of STM32L073 are listed in Table 3.8.
Table 3.8 Low-power mode of STM32L073
Mode

Mode Function

Sleep mode

Only the CPU is stopped, all peripheral continues to
operate and can wake up the CPU when an event
occurs.

Low-power run mode

The clock frequency and the number of enabled
peripherals are both limited.

Low-power sleep mode

Both the clock frequency and the number of enabled
peripherals are limited; a typical example would be to
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have a timer running at 32 kHz
Stop mode with RTC

Achieves the lowest power consumption while
retaining the RAM and register contents and real-time
clock.

Stop mode without RTC

Achieves the lowest power consumption while
retaining the RAM and register contents. All clocks are
stopped.

Standby mode with RTC

Achieve the lowest power consumption and real-time
clock.

Standby mode without

Achieve the lowest power consumption.

RTC

The system is designed to work as a low-power run mode because the sampling
and transferring data processes are always running.
When the low-power run mode is running, the frequency of STM32L073 will be
limited in 131kHz.
3.3.4 Wireless Communication Design
The main part of LoRa communication is to control the SX1272 LoRa chip
through SPI1 port and GPIO pins of STM32L073. The pin connection between
STM32L073 and SX1272 is shown in Fig 3.22.
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STM32L073

PA4

NSS

PA5

SCK

PA6

PA7

DOUT
DIN

PA10

DIO0

PB2

DIO1

PB1

DIO2

PB0

DIO3

SX1272

Fig 3.22 Pin connection between STM32 and SX1272
STM32L073 configure SPI1 port as the master mode to communicate with
SX1272 and the PA port as GPIO to operate the DIO pins of SX1272. The
configuration of the SPI1 port is shown in Table 3.9.
Table 3.9 Configuration of SPI1 port on STM32L073
Parameters

Configuration

Frame Format

Motorola

Data Size

8 Bits

First Bit

MSB First

Prescaler

8

Baud Rate

2000kBits/s

Clock Polarity (CPOL)

Low

Clock Phase (CPHA)

1 Edge

CRC Calculation

Disable

NSS Signal Type

Software
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As mention before, LoRa wireless communication uses a proprietary spread
spectrum modulate technique. The spectrum modulation and forward error correction
techniques enable the LoRa modem to increase the range and robustness of radio
communication links compare to traditional FSK based modulation. In table 3.10,
LoRa modem performance based on a coding 4/5 is shown.
Table 3.10 LoRa modem performances example
Bandwidth

Spread Factor

Nominal Rb

Sensitivity

(bps)

(dBm)

(kHz)
125

6

9380

-122

125

12

293

-137

250

6

18750

-119

250

12

586

-134

500

6

37500

-116

500

12

1172

-131

The LoRa modulation is performed by representing each bit of payload
information by multiple chips of information. The rate at which the spread information
is sent is referred to as the symbol rate (Rs), the ratio between the nominal symbol rate
and chip rate is the spreading factor and represents the number of symbols sent per bit
of information. The ranges of values accessible with the LoRa modem are shown in
Table 3.11.
Table 3.11 Range of spreading factors
Spreading Factor

Spreading Factor
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LoRa Demodulator

(RegModemConfig)

(Chip/symbol)

SNR

6

64

-5dB

7

128

-7.5dB

8

256

-10dB

9

512

-12.5dB

10

1024

-15dB

11

2048

-17.5dB

12

4096

-20dB

To further improve the robustness of the link the LoRa modem employs cyclic
error coding to perform forward error detection and correction. The error coding
brings up a transmission overhead and the resultant additional data overhead per
transmission is shown in Table 3.12.
Table 3.12 Cyclic coding overhead
Coding Rate

Cyclic coding rate

Overhead Ratio

1

4/5

1.25

2

4/6

1.5

3

4/7

1.75

4

4/8

2

An increase in signal bandwidth permits the use of a higher effective data rate,
thus reducing transmission time at the expense of reduced sensitivity improvement.
The range of bandwidth relate to most situations is given in the table below.
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Table 3.13 LoRa bandwidth with different parameter
Bandwidth

Spreading

(kHz)

Factor

125

12

250
500

Coding Rate

Nominal Rb

Sensitivity

(bps)

(dBm)

4/5

293

-136

12

4/5

586

-133

12

4/5

1172

-130

The LoRa symbol rate can be determined by the equation below:
(3.1)
where BW is the programmed bandwidth and SF is the spreading factor. The
transmitted signal is a constant envelope signal.
The LoRa modem employs two types of the packet format, explicit and implicit.
The explicit includes a short header that contains information about the number of
bytes, coding rate, and whether a CRC is used in the packet. The packet format is
shown in Fig 3.23.

Fig 3.23 LoRa packet structure
To operate the LoRa modem, the MCU can access three types of digital interface
LoRa, static configuration registers, status registers, and a FIFO data buffer through
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SPI port. Configure registers are accessed by the SPI interface and readable in all
device modes. However, they should be written only in Sleep and Standby modes.
Table 3.14 shows the operation mode and functionality of LoRa.
Table 3.14 LoRa operation mode functionality
Operation Mode
SLEEP

Description
Low-power mode. In this mode only SPI and configure
registers are accessible. LoRa FIFO is not accessible.

STANDBY

Both crystal oscillator and LoRa baseband blocks are turned
on. RF front-end and PLLs are disable

FSTX

This is a frequency synthesis mode for the transmission. The
PLL selected for transmission is locked and active at the
transmit frequency. The RF front-end is off.

FSRX

This is a frequency synthesis mode for the reception. The
PLL selected for the reception is locked and active at the
receive frequency. The RF front-end is off.

TX

When activated the SX1272 powers all remaining blocks
required for transmitting, ramps the PA transmits the packet,
and returns to Standby mode.

RXCONTINUOUS When activated the SX1272 powers all remaining blocks
required for reception, processing all received data until a
new user request is made to change the operating mode
RXSINGLE

When activated the SX1272/73 powers all remaining blocks
required for reception, remains in this state until a valid
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packet has been received and then returns to Standby mode.
CAD

When in CAD mode, the device will check a given channel
to detect LoRa preamble signal

The SX1272 is equipped with a 256 byte RAM data buffer that is uniquely in
LoRa mode. All accesses to LoRa FIFO data buffer are done via the SPI interface and
the diagram of the user-defined memory mapping of the FIFO data buffer is shown in
Fig 3.24.

Fig 3.24 LoRa data buffer
The STM32 can access the configuration register of the LoRa modem through
the SPI interface via a synchronous full-duplex protocol corresponding as shown in
Table 3.9. There are three modes to access the registers are provided:
SINGLE access: an address byte followed by a data byte is sent for write access
whereas an address byte is sent and a read byte is received for the read access. The
NSS pin goes low at the beginning of the frame and goes high after the data byte.
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BURST access: the address byte is followed by several data bytes. The address is
automatically increased internally between each data byte. This mode is available for
both read and writes accesses. The NSS pin goes low at the beginning of the frame and
stays low between each byte. It goes high only after the last byte transfer.
FIFO access: if the address byte corresponds to the address of the FIFO, then
succeeding data byte will address the FIFO. The address is not automatically
incremented but is memorized and does not need to be sent between each data byte.
The NSS pin goes low at the beginning of the frame and stays low between each byte.
It goes high only after the last byte transfer.
Fig 3.25 shows a typical SPI single access to a register.

Fig 3.25 SPI timing diagram (single access)
In SX1272 communication, six of SX1272 general purpose IO pins are
available used in LoRa mode. Their mapping is shown below and depends on the
configuration of registers RegDioMapping1 and RegDioMapping2.
Table 3.15 DIO mapping of LoRa Mode
DIOx

DIO5

DIO4

ModeRe

CadDetecte

ady

d

01

ClkOut

10

ClkOut

DIO3

DIO2

DIO1

DIO0

Mapping
00

CadDone

FhssChangeChannel

RxTimeout

RxDone

PllLock

ValidHeader

FhssChangeChannel

FhssChangeChannel

TxDone

PllLock

PayloadCrcError

FhssChangeChannel

CadDetected

CadDon
e
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To operate the wireless communication, the LoRa modem performs state
machine to transmit and receive data in sequence. In transmit mode power
consumption is optimized y enabling RF, PLL and PA block only when the packet
data need to be transmitted. Fig 3.26 shows the typical LoRa transmit sequence.

Fig 3.26 LoRa modulation transmission sequence
As shown in Fig 3.26, data transmission is initiated by sending the TX mode
request. When completion, the TxDone interrupt is issued and the radio returns to
Standby mode.
The LoRa modem can work in two distinct reception modes which include single
receive mode and continuous receive mode. Fig 3.27 shows the LoRa receive
sequences for both single and continuous modes of operation.
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Fig 3.27 LoRa receive sequence
3.4 Software design
This data sampling system is a whole system that contains Windows software
on the laptop or desktop. The Windows software contains a Graphic User
Interface that can display the data transfer from the LoRa modem and save data to
the laptop.
The graphical interface of Windows software is shown in Fig 3.28.
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Fig 3.28 Graphical interface of Windows software
The main graphical interface contains two main parts, one is the chart display
window and another is the configuration window. There eight waveforms show in
the chart display window and each waveform represents one channel strain gauge
data.
The software is programmed in Python which is more popular nowadays and
implemented widely in the data analysis field. Tkinter has long been an integral
part of Python and provides a robust and platform independent window toolkit.
The flow of the software is shown in Fig 3.30
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Start Sampling

Initialization Function

Display
Thread

Receiving
Thread

Saving
Thread

Finish Sampling

Fig 3.30 Flow chart of the software

Because the chart display function will need more resources of the system,
there are two other threads to design to receive and save strain gauge data transfer
from the MCU. The detailed code is shown in the appendix.
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CHAPTER 4

EVALUATION

This chapter presents the evaluation of the system. The evaluation includes two
main parts, one is the stain gauge measurement performance evaluation and the system
performance evaluation.
In strain gauge measurement performance evaluation, the temperature
compensation will be discussed because of the influence of the environment
temperature change. In the next, a serious comparison testing will be implemented to
verify the system performance of our system.
We will discuss system performance evaluation. The noise performance of the
power system influences the system noise dramatically. The power noise performance
will be presented. At last, low power performance will be discussed and presented.
4.1 Strain gauge measurement evaluation
4.1.1 Temperature compensation of measurement
In the strain gauge measurement system, a quarter bridge is designed to
convert the resistant signal to the voltage signal. There are two kinds of error, one is
temperature drift of the strain gauge sensors and the other is the error caused by the
lead resistances.
Stain gauge manufacturers attempt to minimize sensitivity to temperature by
processing the gauge material to compensate for the thermal expansion. The
temperature characteristics of SGD-3/350-LY11 are to 11ppm/℃ on the steel surface
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which brings up tremendous temperature drift in the testing. Fig 4.1 shows one empty
strain gauge sensor change in one day and the error is up to 160 micros at most.

Fig 4.1 Strain drift of strain gauge by temperature
To remove the error caused by the temperature drift, one strain gauge of the
system is used to be the temperature compensation channel. This strain gauge will not
be adherence to the surface of the test object but near it. This strain gauge we call it
the compensation sensor.
To compensate for the temperature drift, the resistant change of the
compensation sensor will be calculated and present the temperature coefficient on the
strain gauge sensors. Then the coefficient will be considered in the calculation of other
channels which shows below:
(4.1)
where

is the current resistance of the strain gauge sensor of measurement channel,

is the initial resistance of the strain gauge sensor of measurement channel,
the current resistance of the strain gauge sensor of compensation channel,
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is
is the

initial resistance of the strain gauge sensor of the compensation channel. The
compensated strain measured in one day is shown in Fig 4.2 and the fluctuating range
is limited in 20 micros mostly.

Fig 4.2 Strain drift of strain gauge after temperature compensation
4.1.2 Comparison with commercial instrumentation
To evaluate the performance of the system, the P3 strain indicator, and recorder
which is manufactured by VISHAY Micro-Measurements. The overview of the P3
strain indicator and recorder is shown in Fig4.3.
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Fig 4.3 Overview of P3 strain indicator and recorder
The model P3 strain indicator and recorder is a portable, battery-powered
precision instrument for resistive strain gauges and strain-gauge-based transducers. P3
accepts full- half- and quarter-bridge inputs and all required bridge completion
components for 120- 350- and 1000-ohm bridges are supplied. The Model P3 utilizes
modern digital signal processing technology to provide excellent noise rejection and
stability. Proprietary scaling and linearization algorithms provide unsurpassed
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measurement accuracy for strain gauge bridge measurements. The main specifications
of Model P3 are shown in Table 4.1.
Table 4.1 Main specifications of Model P3

Bridge configuration

Data conversion

Specification

Performance

Types

Quarter-, half-, and full-bridges

Bridge Impedance

60 to 2000 Ω

Quarter Bridge

120Ω, 350Ω, and 1000Ω ± 0.01%

Half Bridge

1000Ω ±0.01%

A/D converter

Delta-sigma with a programmable
gain instrumentation amplifier

Resolution

24bits, Noise-free resolution:18bits

Normal mode

50 or 60 sampling/sec

Filter

Integrated linear phase FIR
filter. Software selectable output
rate provides >120dB rejection of
50 or 60Hz and higher level
harmonics.

Measurement

Strain range

± 31,000με at GF=2.000

Resolution

±1 με at GF=2.000

Accuracy

±0.1% of reading ±3 counts

Range

0.500 to 9.900

Range/Resolution

Measurement
Accuracy
Gauge Factor

55

The testing platform is a model 5966 universal testing system manufactured by
INSTRON which capability is up to 10kN. The testing platform is shown in Fig 4.4.

Fig 4.4 Testing platform of the strain gauge measurement system
Because the strain gauge on the object surface cannot be connected to two
measurement systems simultaneously, performance testing will implement the same
force sequence on the object separately for two measurement systems. The profile of
the force sequence of the test platform is shown in Fig 4.5. The force on the object is
from 0kN to 7kN and the step is 1kN. On each different force, the testing system will
keep the force for 60 seconds.
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Fig 4.5 Force sequence of the test platform

To compare P3 and the designed measurement system, the test is implemented on
the two systems respectively. The result of compare testing is shown in Fig 4.6. The
correlation between the two measurement systems is 0.9982.

Fig 4.6 Compare testing with P3 and our designed system
4.2 System performance evaluation

4.2.1 Power noise performance
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To evaluate the performance of power noise, the Picoscope is 5244D made by pico
technology is used to measure the frequency spectrum of the output of the power
system. The configuration of 5244D is shown in Table 4.2. The frequency spectrum of
the output of the power systems is shown in Fig 4.7.
Table 4.2 Measure configuration of 5244D
Parameter

Configuration

Resolution

14bit

Spectrum range

16MHz

Coupling mode

DC

The spectrum of digital power output
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The spectrum of analog power output
Fig 4.7 Frequency spectrum of the output of the power systems
4.2.2 Low-power performance
To verify the low-power design of the system, the power supply current of the
system is measured between the system in idle mode and sample mode. A multimeter
was serial in the power line of the system to measure the current of the system. Fig 4.8
shows the comparison of the current of the system under idle mode and sample mode
of full-function design. As the figure shows, the current of the system is about 38mA
in sampling mode while only 22mA in idle mode.
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a) The current of the system in sample mode

b) The current of the system in idle mode
Fig 4.8 Comparison of the current of the full-function design
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To further minimize the power consumption, a smaller package of STM32L073 is
used as the MCU of the system. The current of the compact design in running mode
decreases to about 27mA while the current in idle mode is still about 22mA, which
shows in Fig 4.9.

a) The current of the system in sample mode

b) The current of the system in idle mode
Fig 4.9 Comparison of the current of the compact design
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4.2.3 Longtime testing with temperature compensation
To test the temperature compensation of the system in actual strain measurement,
long-time testing with a regular 3kN force waveform is implemented. The result of the
long-time strain measurement within one day is shown in Fig 4.10. The drift caused by
temperature is suppressed significantly.

Fig 4.10 Long-time testing for temperature compensation
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CHAPTER 5

CONCLUSION AND OPTIMIZATION

5.1 Conclusion
5.1.1 Evolution of the system design
To make sure the strain measurement system improved, the design job has three
generations of design which are prototype design, full-function design, and compact
design. The hardware of the three generations of design is shown in Fig 5.1.

Fig 5.1 Three generations of design
(from left to right: prototype design, full-function design, compact design)
The first generation is the prototype design which ensures that the whole concept
of design can fulfill the requirement of the proposal. In this step, an evaluation board
based on STM32 and LoRa technology is implemented to make sure the digital part of
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the design works properly. A daughterboard, which contains the multiplexer, sensing
circuit, and the analog-digital converter, was designed to sample the strain gauge
signal and convert to the digital signal. The power of the daughterboard is supplied by
the evaluation board and the signal transferred to the evaluation board through the IPC
connector. In this step, the number of input signal channels is four and there are three
boards, which are sampling daughterboard, microcontroller board, and LoRa wireless
communication board, in the system. The size of the prototype design is ??*?? and
three layers.
Improvements were made to the prototype design. These changes happened
because tests showed that the original design is big, expensive, and low stability. The
second generation of design is the full function design which contains 8 channel signal
input, wireless communication, UART communication, and individual power for
analog and digital circuit design. In this generation, all the analog and digital circuits
are designed in a single PCB and the size is only 46×103mm (1.81×4.34 inches). The
current of full function design is about 38mA in sampling mode while only 22mA in
idle mode.
To minimize the system size and suitability for battery power supply, changes
were made in the third-generation design. The third generation of design is the
compact function which remains 8 channel signal inputs, wireless communication, and
a single power module design while removing the UART communication. In a
compact design, the package of STM32L073 changes from LQFP64 to LQFP48, and
the chip size shrinks from 10×10mm to 7×7mm. With these efforts, the whole size of
the board is limited in 38×64mm (1.49×2.5inches). The current of the compact
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function design decreased to 27mA in sampling mode compare with 38mA for full
function design, which means the power consumption drops on a large scale.
5.1.2 Conclusions
To improve the traditional strain measurement, a low-power strain measurement
design based on IoT technology is introduced in this thesis. The use of strain
measurement is presented and the shortage of the traditional strain measurement
device is introduced at first. After analysis of the majority of strain measurement
methods, including strain gauge and optical measurement, the strain gauge
measurement is the best choice in this design. Many IoT technologies are listed in
Table 1.1. After comparing the characteristics including power usage, transfer range,
and cost, etc, the LoRa technology should be the best way for this design because of
its lower power consumption and longer transfer range.
In the design, there are three generations includes prototype design, full-function
design, and compact design which development from prototype to realistic. The
hardware, firmware, and software of the design have been introduced in details and the
technical information such as schematics, PCB layouts, program code, and bill of
materials are listed.
To test the performance of the system, a variety of experiments have been
implemented. The comparative testing with P3, which manufactured by VISHAY, is
shown that the performance of the design is the same as the commercial devices. It
presents that this design is successful and can be implemented in the industry.
5.2 Optimization for the system design in the future
5.2.1 Minimize the power and dimension
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In the next step, the goal of the design is to lower the power consumption and
decrease the dimension of the system. With the development of the electrical engineer,
the power consumption and size of the microcontroller and wireless chip has become
smaller than before. In recent years, some manufacturers have delivered the
microcontroller integrated with the wireless chip which decreases power consumption
and size largely. For example, Microchip launched the SAM R34/R35 which includes
an ultra-low-power, high-performance 32-bit microcontroller (MCU), LoRa
transceiver and software stack. It offers the industry’s lowest power LoRa System-inPackage for long-range, low power design.
In the next step, the microcontroller integrated wireless function may be selected
to be the MCU of the system. This will lower the power consumption and decrease the
dimension of the system largely.
5.2.2 Upload data to the cloud to analyze

Fig 5.2 Architecture of LoRaWAN
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In the current design, we realized the communication in the local wireless
network in LoRa technology. LoRa technology also offers LoRaWAN which defines
the communication protocol and system architecture for the network while the LoRa
physical layer enables the long-range communication link. The LoRaWAN has the
most influence in determining the battery life, network capacity, quality of service,
security, and variety of applications. The architecture of LoRaWAN is shown in Fig
5.2.
There are more optimizations, such as sensors, analog circuit, digital circuit, RF
circuit, for the future development. For example, higher precious strain gauge sensor
can be implemented in the design for higher accuracy, half-bridge or full-bridge
Wheatstone bridge can be used to remove the influence of temperature, highintegrated MCU and wireless chip will decrease the power consumption dramatically.
More optimizations will make the design improved in a huge improvement in the
future.
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APPENDICES

A.1 Hardware design
A.1.1 Prototype design
A.1.1.1 Schematic

Page 1/2 Sensing and ADC circuit
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Page 2/2 Power circuit
A.1.1.2 PCB layouts
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Page 1/5 Overview of PCB layout

Fig2/5 Top Layer
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Fig3/5 Second Layer

Fig 4/5 Third layer
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Fig5/5 Bottom Layer
A.1.2 Full-function design
A.1.2.1 Schematics

Page 1/4 STM32 and peripheral circuit
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Page 2/4 Sensing and ADC circuit

Page 3/4 LoRa communication
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Page 4/4 Power circuit
A.1.2.2 PCB layouts

Fig1/5 Overview of PCB Layout

Fig2/5 Top Layer
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Fig3/5 Second Layer

Fig4/5 Third Layer
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Fig5/5 Bottom Layer
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A.1.3 Compact design
A.1.3.1 Schematics
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Fig 1/5 Peripheral circuit of STM32

Fig 2/5 Sensing and ADC circuit
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Fig 3/5 LoRa communication
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Fig 4/5 Power circuit

Fig 5/5 Circuit of STM32
A.1.3.2 PCB layouts

82

Fig1/5 Overview of PCB Layout

Fig2/5 Top Layer
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Fig3/5 Second Layer

Fig4/5 Third Layer
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Fig5/5 Bottom Layer

A.2 Firmware code
A.2.1 Main function
int main(void)
{
bool isMaster = true;
uint8_t i;
uint32_t
sum_check = 0;
HAL_Init();
SystemClock_Config();
DBG_Init();
HW_Init();
/*Disbale Stand-by mode*/
LPM_SetOffMode(LPM_APPLI_Id, LPM_Disable);
/* Led Timers*/
TimerInit(&timerLed, OnledEvent);
TimerSetValue(&timerLed, LED_PERIOD_MS);
TimerStart(&timerLed);
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// Radio initialization
RadioEvents.TxDone = OnTxDone;
RadioEvents.RxDone = OnRxDone;
RadioEvents.TxTimeout = OnTxTimeout;
RadioEvents.RxTimeout = OnRxTimeout;
RadioEvents.RxError = OnRxError;
Radio.Init(&RadioEvents);
Radio.SetChannel(RF_FREQUENCY);
#if defined( USE_MODEM_LORA )
Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
LORA_SPREADING_FACTOR, LORA_CODINGRATE,
LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
true, 0, 0, LORA_IQ_INVERSION_ON, 3000);
Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
LORA_CODINGRATE, 0, LORA_PREAMBLE_LENGTH,
LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON,
0, true, 0, 0, LORA_IQ_INVERSION_ON, true);
#elif defined( USE_MODEM_FSK )
Radio.SetTxConfig(MODEM_FSK, TX_OUTPUT_POWER, FSK_FDEV, 0,
FSK_DATARATE, 0,
FSK_PREAMBLE_LENGTH, FSK_FIX_LENGTH_PAYLOAD_ON,
true, 0, 0, 0, 3000);
Radio.SetRxConfig(MODEM_FSK, FSK_BANDWIDTH, FSK_DATARATE,
0, FSK_AFC_BANDWIDTH, FSK_PREAMBLE_LENGTH,
0, FSK_FIX_LENGTH_PAYLOAD_ON, 0, true,
0, 0, false, true);
#else
#error "Please define a frequency band in the compiler options."
#endif
Radio.Rx(RX_TIMEOUT_VALUE);
while (1)
{
if (res_chn0_diff > 0.001)
res_chn0_diff = 0.0004;
else
res_chn0_diff += 0.0001;
res_chn1_diff = 0.0006;
res_chn2_diff = 0.0008;
res_chn3_diff = 0.0010;
res_chn4_diff = 0.0012;
res_chn5_diff = 0.0014;
res_chn6_diff = 0.0016;
res_chn7_diff = 0.0018;
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*(float*)(bytes0) = res_chn0_diff;
*(float*)(bytes1) = res_chn1_diff;
*(float*)(bytes2) = res_chn2_diff;
*(float*)(bytes3) = res_chn3_diff;
*(float*)(bytes4) = res_chn4_diff;
*(float*)(bytes5) = res_chn5_diff;
*(float*)(bytes6) = res_chn6_diff;
*(float*)(bytes7) = res_chn7_diff;
for(i = 0; i < 4; i++)
{
Buffer[i] = bytes0[i];
}
for(i = 0; i < 4; i++)
{
Buffer[i + 4] = bytes1[i];
}
for(i = 0; i < 4; i++)
{
Buffer[i + 8] = bytes2[i];
}
for(i = 0; i < 4; i++)
{
Buffer[i + 12] = bytes3[i];
}
for(i = 0; i < 4; i++)
{
Buffer[i + 16] = bytes4[i];
}
for(i = 0; i < 4; i++)
{
Buffer[i + 20] = bytes5[i];
}
for(i = 0; i < 4; i++)
{
Buffer[i + 24] = bytes6[i];
}
for(i = 0; i < 4; i++)
{
Buffer[i + 28] = bytes7[i];
}
PRINTF("%s\n\r", &PingMsg);
PRINTF("%f\n\r", res_chn0_diff);
for(i = 0; i < 32; i++)
{
sum_check += Buffer[i];
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}
for(i = 0; i < 32; i++)
{
PRINTF("%c", Buffer[i]);
}
Buffer[32] = sum_check;
Radio.Send(Buffer, 32);
DelayMs(500);
}
}

A.2.2 Initial function of AD7799
/*
**AD7799 Initial Program
*/
uint8_t AD7799_Init(void)
{
uint16_t AD7799_ID;
uint8_t
AD7799_Data[2] = { 0xff, 0xff };
uint16_t AD7799_Val, AD7799_Temp;
AD7799_Reset();
AD7799_ID = AD7799_ReadReg(ADC_REG_ID);
if ((AD7799_ID & 0xff00) != 0x4900)
return 1;
AD7799_ID = AD7799_ReadReg(ADC_REG_CONFIG);
AD7799_ID = 0x071f;
AD7799_WriteReg(ADC_REG_CONFIG, AD7799_ID);
AD7799_ID = 0x0000;
AD7799_ID = AD7799_ReadReg(ADC_REG_CONFIG);
AD7799_Reset();
AD7799_ID = AD7799_ReadReg(ADC_REG_CONFIG);
AD7799_Calibration(chn1, Gain32);
AD7799_Val = 0x0610;
//Bipolar, gain=64, REF_DET DISABLE, BUF Enable, AIN1 Channel
AD7799_WriteReg(ADC_REG_CONFIG, AD7799_Val);
AD7799_Temp = AD7799_ReadReg(ADC_REG_CONFIG);

AD7799_Val = 0x300f;
//single convert, PSW enable frequecy of adc is 4.17Hz
AD7799_WriteReg(ADC_REG_MODE, AD7799_Val);
AD7799_Temp = AD7799_ReadReg(ADC_REG_MODE);
return 0;
}
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A.2.3 Reset function of AD7799
void AD7799_Reset(void)
{
uint8_t AD7799_Com[4] = { 0xFF,0xFF,0xFF,0xFF };
HAL_GPIO_WritePin(AD_CS_PORT, SPI2_NSS_Pin, GPIO_PIN_RESET);
HAL_SPI_Transmit(&hspi2, AD7799_Com, 4, 50);
HAL_GPIO_WritePin(AD_CS_PORT, SPI2_NSS_Pin, GPIO_PIN_SET);
}

A.2.4 Read register function of AD7799

A.2.5 Write register function of AD7799
uint16_t
AD7799_ReadReg(uint8_t reg)
{
uint8_t
AD7799_Command;
uint8_t
AD7799_DumCom[2] = {0xff, 0xff};
uint8_t
AD7799_Data2[2] = {0xff, 0xff};
uint16_t AD7799_Val;
AD7799_Command = reg|0x40;
HAL_GPIO_WritePin(AD_CS_PORT, SPI2_NSS_Pin, GPIO_PIN_RESET );
HAL_SPI_Transmit(&hspi2, &AD7799_Command, 1, 50);
//write register
HAL_SPI_Receive(&hspi2, AD7799_Data2, 2, 50);
HAL_GPIO_WritePin(AD_CS_PORT, SPI2_NSS_Pin, GPIO_PIN_SET );
AD7799_Val = (uint16_t)AD7799_Data2[0];
AD7799_Val = AD7799_Val << 8;
AD7799_Val += (uint16_t)AD7799_Data2[1];
return
AD7799_Val;
}

A.2.6 Calibration function of AD7799
uint8_t AD7799_Calibration(uint8_t Channel, uint8_t Gain)
{
uint8_t
AD7799_Data[2] = { 0xff, 0xff };
uint8_t
ret;
uint16_t AD7799_Val, AD7799_Temp;
AD7799_Data[0] = 0x00 | Gain;
AD7799_Data[1] = 0x10 | Channel;
AD7799_Val = (uint16_t)AD7799_Data[0];
AD7799_Val = AD7799_Val << 8;
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AD7799_Val += (uint16_t)AD7799_Data[1];
AD7799_WriteReg(ADC_REG_CONFIG, AD7799_Val);
AD7799_Temp = AD7799_ReadReg(ADC_REG_CONFIG);
AD7799_Data[0] = 0x80;
AD7799_Data[1] = 0x0F;
AD7799_Val = (uint16_t)AD7799_Data[0];
AD7799_Val = AD7799_Val << 8;
AD7799_Val += (uint16_t)AD7799_Data[1];
AD7799_WriteReg(ADC_REG_MODE, AD7799_Val);
ret |= AD7799_WaitBusy();
AD7799_Temp = AD7799_ReadReg(ADC_REG_MODE);
AD7799_Data[0] = 0xA0;
AD7799_Data[1] = 0x0F;
AD7799_Val = (uint16_t)AD7799_Data[0];
AD7799_Val = AD7799_Val << 8;
AD7799_Val += (uint16_t)AD7799_Data[1];
AD7799_WriteReg(ADC_REG_MODE, AD7799_Val);
ret |= AD7799_WaitBusy();
AD7799_Temp = AD7799_ReadReg(ADC_REG_MODE);
return ret;
}

A.2.7 Read data function of AD7799
uint32_t AD7799_GetData(void)
{
uint8_t
AD7799_Command = 0;
uint8_t
AD7799_DumCom[3] = { 0xff, 0xff, 0xff };
uint8_t
Conv_data[3];
uint8_t AD7799_Data1[2];
uint16_t AD7799_Data;
uint16_t command1 = 0;
AD7799_Data1[0] = 0x20;
AD7799_Data1[1] = 0x0A;
HAL_GPIO_WritePin(AD_CS_PORT, SPI2_NSS_Pin, GPIO_PIN_RESET);
AD7799_Command = ADC_REG_MODE;
HAL_SPI_Transmit(&hspi2, &AD7799_Command, 1, 50);
HAL_SPI_Transmit(&hspi2, AD7799_Data1, 2, 50);
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AD7799_Command = 0x18 | 0x40;
HAL_SPI_Transmit(&hspi2, &AD7799_Command, 1, 50);
HAL_Delay(200);
HAL_SPI_TransmitReceive(&hspi2, AD7799_DumCom, Conv_data, 3, 100);
HAL_GPIO_WritePin(AD_CS_PORT, SPI2_NSS_Pin, GPIO_PIN_SET);
AD7799_Data = ((uint32_t)Conv_data[0]) << 16;
AD7799_Data += ((uint32_t)Conv_data[1]) << 8;
AD7799_Data += (uint32_t)Conv_data[2];
return AD7799_Data;
}

A.2.8 Select channel function
void select_channel(uint8_t channel_number)
{
switch(channel_number)
{
case 0x04 :
HAL_GPIO_WritePin(A0_PORT, A0_Pin, GPIO_PIN_RESET);
HAL_GPIO_WritePin(A1_PORT, A1_Pin, GPIO_PIN_RESET);
HAL_GPIO_WritePin(A2_PORT, A2_Pin, GPIO_PIN_RESET);
HAL_GPIO_WritePin(EN_PORT, EN_Pin, GPIO_PIN_SET);
break;
case 0x05 :
HAL_GPIO_WritePin(A0_PORT, A0_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(A1_PORT, A1_Pin, GPIO_PIN_RESET);
HAL_GPIO_WritePin(A2_PORT, A2_Pin, GPIO_PIN_RESET);
HAL_GPIO_WritePin(EN_PORT, EN_Pin, GPIO_PIN_SET);
break;
case 0x06 :
HAL_GPIO_WritePin(A0_PORT, A0_Pin, GPIO_PIN_RESET);
HAL_GPIO_WritePin(A1_PORT, A1_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(A2_PORT, A2_Pin, GPIO_PIN_RESET);
HAL_GPIO_WritePin(EN_PORT, EN_Pin, GPIO_PIN_SET);
break;
case 0x07 :
HAL_GPIO_WritePin(A0_PORT, A0_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(A1_PORT, A1_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(A2_PORT, A2_Pin, GPIO_PIN_RESET);
HAL_GPIO_WritePin(EN_PORT, EN_Pin, GPIO_PIN_SET);
break;
case 0x03 :
HAL_GPIO_WritePin(A0_PORT, A0_Pin, GPIO_PIN_RESET);
HAL_GPIO_WritePin(A1_PORT, A1_Pin, GPIO_PIN_RESET);
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//A0 reset
//A1 reset
//A2 reset
//EN set

//A0 set
//A1 reset
//A2 reset
//EN set

//A0 reset
//A1 set
//A2 reset
//EN set

//A0 set
//A1 set
//A2 reset
//EN set

//A0 reset
//A1 reset

HAL_GPIO_WritePin(A2_PORT, A2_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(EN_PORT, EN_Pin, GPIO_PIN_SET);
break;
case 0x02 :
HAL_GPIO_WritePin(A0_PORT, A0_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(A1_PORT, A1_Pin, GPIO_PIN_RESET);
HAL_GPIO_WritePin(A2_PORT, A2_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(EN_PORT, EN_Pin, GPIO_PIN_SET);
break;
case 0x01 :
HAL_GPIO_WritePin(A0_PORT, A0_Pin, GPIO_PIN_RESET);
HAL_GPIO_WritePin(A1_PORT, A1_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(A2_PORT, A2_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(EN_PORT, EN_Pin, GPIO_PIN_SET);
break;
case 0x00 :
HAL_GPIO_WritePin(A0_PORT, A0_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(A1_PORT, A1_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(A2_PORT, A2_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(EN_PORT, EN_Pin, GPIO_PIN_SET);
break;
default:
HAL_GPIO_WritePin(A0_PORT, A0_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(A1_PORT, A1_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(A2_PORT, A2_Pin, GPIO_PIN_SET);
HAL_GPIO_WritePin(EN_PORT, EN_Pin, GPIO_PIN_RESET);
break;
}
}

A.2.9 AD data convert to resistant data
float convert_to_res(uint32_t AD_data)
{
uint32_t full_range = 0x00ffffff;
float
zero_data = 0x00800000;
float
temp, temp1, res;
temp1 = (float)AD_data;
temp = (float)((zero_data-temp1)/zero_data);
res = 360*(1/((temp/32)+0.5)-1);
res -= 7;
return res;
}

A.2.10 SX1272 Initialization
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//A2 set
//EN set

//A0 set
//A1 reset
//A2 set
//EN set

//A0 reset
//A1 set
//A2 set
//EN set

//A0 set
//A1 set
//A1 set
//EN set

//A0 set
//A1 set
//A2 set
//EN set

uint32_t SX1272Init( RadioEvents_t *events )
{
uint8_t i;
RadioEvents = events;
// Initialize driver timeout timers
TimerInit( &TxTimeoutTimer, SX1272OnTimeoutIrq );
TimerInit( &RxTimeoutTimer, SX1272OnTimeoutIrq );
TimerInit( &RxTimeoutSyncWord, SX1272OnTimeoutIrq );
LoRaBoardCallbacks->SX1272BoardSetXO( SET );
SX1272Reset( );
SX1272SetOpMode( RF_OPMODE_SLEEP );
LoRaBoardCallbacks->SX1272BoardIoIrqInit( DioIrq );
for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
{
SX1272SetModem( RadioRegsInit[i].Modem );
SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
}
SX1272SetModem( MODEM_FSK );
SX1272.Settings.State = RF_IDLE;
return ( uint32_t )LoRaBoardCallbacks->SX1272BoardGetWakeTime( ) +
RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
}

A.2.11 SX1272 Set Channel
void SX1272SetChannel( uint32_t freq )
{
uint32_t channel;
SX1272.Settings.Channel = freq;
SX_FREQ_TO_CHANNEL( channel, freq );
SX1272Write( REG_FRFMSB, ( uint8_t )( ( channel >> 16 ) & 0xFF ) );
SX1272Write( REG_FRFMID, ( uint8_t )( ( channel >> 8 ) & 0xFF ) );
SX1272Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
}

A.2.12 SX1272 Sending data
void SX1272Send( uint8_t *buffer, uint8_t size )
{
uint32_t txTimeout = 0;
switch( SX1272.Settings.Modem )
{
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case MODEM_FSK:
{
SX1272.Settings.FskPacketHandler.NbBytes = 0;
SX1272.Settings.FskPacketHandler.Size = size;
if( SX1272.Settings.Fsk.FixLen == false )
{
SX1272WriteFifo( ( uint8_t* )&size, 1 );
}
else
{
SX1272Write( REG_PAYLOADLENGTH, size );
}
if( ( size > 0 ) && ( size <= 64 ) )
{
SX1272.Settings.FskPacketHandler.ChunkSize = size;
}
else
{
memcpy1( RxTxBuffer, buffer, size );
SX1272.Settings.FskPacketHandler.ChunkSize = 32;
}
// Write payload buffer
SX1272WriteFifo( buffer, SX1272.Settings.FskPacketHandler.ChunkSize );
SX1272.Settings.FskPacketHandler.NbBytes +=
SX1272.Settings.FskPacketHandler.ChunkSize;
txTimeout = SX1272.Settings.Fsk.TxTimeout;
}
break;
case MODEM_LORA:
{
if( SX1272.Settings.LoRa.IqInverted == true )
{
SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) &
RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF |
RFLR_INVERTIQ_TX_ON ) );
SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
}
else
{
SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) &
RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF |
RFLR_INVERTIQ_TX_OFF ) );
SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
}
SX1272.Settings.LoRaPacketHandler.Size = size;
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// Initializes the payload size
SX1272Write( REG_LR_PAYLOADLENGTH, size );
// Full buffer used for Tx
SX1272Write( REG_LR_FIFOTXBASEADDR, 0 );
SX1272Write( REG_LR_FIFOADDRPTR, 0 );
// FIFO operations can not take place in Sleep mode
if( ( SX1272Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
{
SX1272SetStby( );
DelayMs( 1 );
}
// Write payload buffer
SX1272WriteFifo( buffer, size );
txTimeout = SX1272.Settings.LoRa.TxTimeout;
}
break;
}
SX1272SetTx( txTimeout );
}

A.2.13 SX1272 Set receive configuration
void SX1272SetRx( uint32_t timeout )
{
bool rxContinuous = false;
TimerStop( &TxTimeoutTimer );
switch( SX1272.Settings.Modem )
{
case MODEM_FSK:
{
rxContinuous = SX1272.Settings.Fsk.RxContinuous;

// DIO0=PayloadReady
// DIO1=FifoLevel
// DIO2=SyncAddr
// DIO3=FifoEmpty
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// DIO4=Preamble
// DIO5=ModeReady
SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) &
RF_DIOMAPPING1_DIO0_MASK &
RF_DIOMAPPING1_DIO1_MASK &
RF_DIOMAPPING1_DIO2_MASK ) |
RF_DIOMAPPING1_DIO0_00 |
RF_DIOMAPPING1_DIO1_00 |
RF_DIOMAPPING1_DIO2_11 );

SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) &
RF_DIOMAPPING2_DIO4_MASK &
RF_DIOMAPPING2_MAP_MASK ) |
RF_DIOMAPPING2_DIO4_11 |
RF_DIOMAPPING2_MAP_PREAMBLEDETECT );

SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) &
0x3F;

SX1272Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON |
RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );

SX1272.Settings.FskPacketHandler.PreambleDetected = false;
SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
SX1272.Settings.FskPacketHandler.NbBytes = 0;
SX1272.Settings.FskPacketHandler.Size = 0;
}
break;
case MODEM_LORA:
{
if( SX1272.Settings.LoRa.IqInverted == true )
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{
SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) &
RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON |
RFLR_INVERTIQ_TX_OFF ) );
SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
}
else
{
SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) &
RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF |
RFLR_INVERTIQ_TX_OFF ) );
SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
}
rxContinuous = SX1272.Settings.LoRa.RxContinuous;
if( SX1272.Settings.LoRa.FreqHopOn == true )
{
SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
//RFLR_IRQFLAGS_RXDONE |
//RFLR_IRQFLAGS_PAYLOADCRCERROR |
RFLR_IRQFLAGS_VALIDHEADER |
RFLR_IRQFLAGS_TXDONE |
RFLR_IRQFLAGS_CADDONE |
//RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
RFLR_IRQFLAGS_CADDETECTED );

// DIO0=RxDone, DIO2=FhssChangeChannel
SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) &
RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) |
RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
}
else
{

97

SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
//RFLR_IRQFLAGS_RXDONE |
//RFLR_IRQFLAGS_PAYLOADCRCERROR |
RFLR_IRQFLAGS_VALIDHEADER |
RFLR_IRQFLAGS_TXDONE |
RFLR_IRQFLAGS_CADDONE |
RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
RFLR_IRQFLAGS_CADDETECTED );

// DIO0=RxDone
SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) &
RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
}
SX1272Write( REG_LR_FIFORXBASEADDR, 0 );
SX1272Write( REG_LR_FIFOADDRPTR, 0 );
}
break;
}
memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
SX1272.Settings.State = RF_RX_RUNNING;
if( timeout != 0 )
{
TimerSetValue( &RxTimeoutTimer, timeout );
TimerStart( &RxTimeoutTimer );
}
if( SX1272.Settings.Modem == MODEM_FSK )
{
SX1272SetOpMode( RF_OPMODE_RECEIVER );
TimerSetValue( &RxTimeoutSyncWord, SX1272.Settings.Fsk.RxSingleTimeout );
TimerStart( &RxTimeoutSyncWord );
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}
else
{
if( rxContinuous == true )
{
SX1272SetOpMode( RFLR_OPMODE_RECEIVER );
}
else
{
SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
}
}
}

A.2.14 SX1272 Set transmit configuration
void SX1272SetTx( uint32_t timeout )
{
TimerStop( &RxTimeoutTimer );

TimerSetValue( &TxTimeoutTimer, timeout );

switch( SX1272.Settings.Modem )
{
case MODEM_FSK:
{
// DIO0=PacketSent
// DIO1=FifoEmpty
// DIO2=FifoFull
// DIO3=FifoEmpty
// DIO4=LowBat
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// DIO5=ModeReady
SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) &
RF_DIOMAPPING1_DIO0_MASK &
RF_DIOMAPPING1_DIO1_MASK &
RF_DIOMAPPING1_DIO2_MASK ) |
RF_DIOMAPPING1_DIO1_01 );

SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) &
RF_DIOMAPPING2_DIO4_MASK &
RF_DIOMAPPING2_MAP_MASK ) );
SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) &
0x3F;
}
break;
case MODEM_LORA:
{
if( SX1272.Settings.LoRa.FreqHopOn == true )
{
SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
RFLR_IRQFLAGS_RXDONE |
RFLR_IRQFLAGS_PAYLOADCRCERROR |
RFLR_IRQFLAGS_VALIDHEADER |
//RFLR_IRQFLAGS_TXDONE |
RFLR_IRQFLAGS_CADDONE |
//RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
RFLR_IRQFLAGS_CADDETECTED );

// DIO0=TxDone, DIO2=FhssChangeChannel
SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) &
RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) |
RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
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}
else
{
SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
RFLR_IRQFLAGS_RXDONE |
RFLR_IRQFLAGS_PAYLOADCRCERROR |
RFLR_IRQFLAGS_VALIDHEADER |
//RFLR_IRQFLAGS_TXDONE |
RFLR_IRQFLAGS_CADDONE |
RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
RFLR_IRQFLAGS_CADDETECTED );

// DIO0=TxDone
SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) &
RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
}
}
break;
}

SX1272.Settings.State = RF_TX_RUNNING;
TimerStart( &TxTimeoutTimer );
SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
}

A.2.15 SX1272 write buffer
void SX1272WriteBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
uint8_t i;
//NSS = 0;
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HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
HW_SPI_InOut( addr | 0x80 );
for( i = 0; i < size; i++ )
{
HW_SPI_InOut( buffer[i] );
}
//NSS = 1;
HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
}

A2.16 SX1272 read buffer
void SX1272ReadBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
uint8_t i;

//NSS = 0;
HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
HW_SPI_InOut( addr & 0x7F );
for( i = 0; i < size; i++ )
{
buffer[i] = HW_SPI_InOut( 0 );
}
//NSS = 1;
HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
}
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A.3 Software code (in Python)
A.3.1 Serial port detection
def serial_detection():
port_list = list(serial.tools.list_ports.comports())
return port_list
print("Detect Com")
self.PortSelectlabel.setText("Serial Port showed here")
self.SerialPortcomboBox.clear()
port_list = list(serial.tools.list_ports.comports())
if len(port_list) <= 0:
print("The serial port can't find!")
self.PortSelectlabel.setText("The serial port can't find!")
else:
for i in range(0, len(port_list)):
print("port", i, port_list[i])
port_name0 = port_list[i].description
self.SerialPortcomboBox.addItem(port_name0)

A.3.2 Get serial port data
def getSerialData(self, frame, lines, lineValueText, lineLabel, file
writer):
# currentTimer = time.clock()
currentTimer = time.process_time()
self.plotTimer = int((currentTimer self.previousTimer) * 1000)
# the first reading will
be erroneous
self.previousTimer = currentTimer
# timeText.set_text('Plot Interval = ' + str(self.plotTimer) + '
ms
')
privateData = copy.deepcopy(
self.rawData[:]) # so that the 8 values in our plots will b
e
synchronized to the same sample time
value1 = []
# filewriter.writerow([privateData])
for i in range(self.numPlots):
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data = privateData[(i * self.dataNumBytes):(self.dataNumByte
s + i * self.dataNumBytes)]
value, = struct.unpack(self.dataType, data)
self.data[i].append(value) # we get the latest data point a
nd
append it to our array
# self.savedata[i].append(value)
lines[i].set_data(range(self.plotMaxLength), self.data[i])
lineValueText[i].set_text('[' + lineLabel[i] + '] = ' + str(
value))
value1.append(value)
filewriter.writerow(value1)

A.3.3 Background threads
def backgroundThread(self): # retrieve data
time.sleep(1.0) # give some buffer time for retrieving data
self.serialConnection.reset_input_buffer()
while (self.isRun):
self.serialConnection.readinto(self.rawData)
self.isReceiving = True
print(self.rawData)
print(self.port)

A.3.4 Plot and save data

# TK used to be here
lineLabel = ['ch1', 'ch2', 'ch3', 'ch4', 'ch5', 'ch6', 'ch7', 'ch8']
style = ['r', 'tab:cyan', 'tab:blue', 'tab:gray', 'tab:brown', 'tab:
orange', 'tab:green', 'tab:pink'] # linestyles for the different plots
# timeText = ax.text(0.70, 0.95, '', transform=ax.transAxes)
lines = []
lineValueText = []
# starts background thread
# put our plot onto Tkinter's GUI
root = Tk.Tk()
app = Window(fig, root, s)
if len(port_list) <= 0:
print("The serial port can't find!")
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self.PortSelectlabel.setText("The serial port can't find!")
else:
for i in range(0, len(port_list)):
print("port", i, port_list[i])
portName = port_list[i].device
app.SerialPortcomboBox['values'] = port_list
app.SerialPortcomboBox.bind("<<ComboboxSelected>>", app.showCurrentP
ort)
dt = datetime.now()
nowtime_str = dt.strftime('%y_%m_%d_%H_%M_%S_')
filename = nowtime_str + 'data' + '.csv'
with open(filename, 'w', newline='') as csvfile:
filewriter = csv.writer(csvfile) # , delimiter=',', quotechar='
|', quoting=csv.QUOTE_MINIMAL)
filewriter.writerow(['ch1', 'ch2', 'ch3', 'ch4', 'ch5', 'ch6', '
ch7', 'ch8'])
for i in range(numPlots):
lines.append(ax.plot([], [], style[i], label=lineLabel[i])[0
])
lineValueText.append(ax.text(0.70, 0.90 i * 0.05, '', transform=ax.transAxes))
anim = animation.FuncAnimation(fig, s.getSerialData, fargs=(line
s, lineValueText, lineLabel, filewriter),
interval=pltInterval) # fargs ha
s to be a tuple
plt.legend(loc="upper left")
root.mainloop() # use this instead of plt.show() since we are e
ncapsulating everything in Tkinter
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